View HT71D02_3435667.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

features complete data transmission on power line functions high maximum input voltage: 30v integrated low dropout voltage regulator integrated voltage detector for power supply monitoring open drain nmos drivers for flexible interfacing power and reset protection features 8-pin sop package type minimal external component requirements general description in systems where a master controller controls a number of individual interconnected subsystems such as found in smoke detector systems, water metering systems, solar energy system etc., the cost of the lengthy interconnecting cabling can be a major factor. by sending data along the power supply lines, the interconnecting cables can be reduced to a simple two line type, thus greatly reducing both cable and installation costs. with a the addition of a few external components, this power line data transceiver device contains all the internal components required to provide users with a system for power line data transmission and reception. data is modulated onto the power line by the simple reduction of the power line voltage for a specific period of time. power supply voltage changes can be initiated by the master controller for data reception or initiated by the ht71d0x devices for data transmission. an internal voltage regulator within the device ensures that a constant voltage power supply is provided to the interconnected subsystem units while an internal voltage detector monitors the power line voltage level. selection guide part no. ldo voltage detect voltage package HT71D02 3.3v 9.0v 8sop ht71d04 5.0v 9.0v 8sop HT71D02/ht71d04 power line data transceiver rev. 1.00 1 june 30, 2010
block diagram pin assignment rev. 1.00 2 june 30, 2010 HT71D02/ht71d04 power line data transceiver ldo 3.3v/5.0v lvd 9.0v c1 vin cn cp/td cx cdly vo tg vss/ts + q1 ceb vref vcc r pu1 vdd r pu2 vcc vdd q3 q4 q2 c2 protection circuit v dly c2x v dly c2x v dly v pt v pt r int0

pin description pin name i/o pin-shared mapping vin input voltage cn i comparator negative terminal input cp/td i comparator positive input - cp o nmos driver drain terminal - td vss/ts ground pin - vss o nmos driver source terminal - ts tg i nmos gate input cx o comparator nmos output cdly o ldo output control - delay time determined by external capacitor vo ldo output voltage cp and td share the same pin absolute maximum ratings maximum input supply voltage ..................................................................................................33v operating temperature................................................................................................ 40 cto85 c storage temperature ................................................................................................. 55 cto150 c maximum junction temperature ..............................................................................................150 c note: these are stress ratings only. stresses exceeding the range specified under absolute maximum ratings may cause substantial damage to the device. functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability. d.c. characteristics ta=25 c symbol parameter test conditions min. typ. max. unit v dd conditions v in operating voltage 10 30 v i cc operating current of vin v in =24v , cp=5v, cn=2v, no load 30 85 a i ol1 output sink current (q1, vo pin) v in =5v, v ol =0.5v 0.8 ma i ol2 output sink current (q2,cdly pin) v in =5v, v ol =0.5v 250 500 a i ol3 output sink current (q3,cx pin) v in =5v, v ol =0.5v 0.8 ma i ol4 output sink current (q4,ts pin) (nmos driver) v gs =18v, v ds =1v 90 ma r pu1 pull-up resistor 1 v in =10v -50% 5 +50% m r pu2 pull-up resistor 2 v in =10v -30% 50 +30% k HT71D02/ht71d04 power line data transceiver rev. 1.00 3 june 30, 2010
symbol parameter test conditions min. typ. max. unit v dd conditions inverter 0 (int) schmitt trigger window v sw (note) v h v in =24v -20% 13.7 +20% v v l -20% 7.16 +20% v v h v in =10v -20% 5.83 +20% v v l -20% 3.07 +20% v inverter 0 (int) schmitt trigger window v out ldo output voltage 3.3v v in =10v, i out =10ma 3.201 3.300 3.399 v 5.0v 4.850 5.000 5.150 v i out ldo output current v in =10v, v out =3% (note1) 60 ma v load load regulation v in =10v, 1ma
i out
30ma 60 100 mv v line line regulation i out =1ma, 10v
v in
24v 0.2 %/v t su startup time (falling egde of ce to v out within specification) v in =10v, i out =10ma, c l =10f 3.3 5.0 ms v in =10v, i out =10ma, c l =0.1f 700 1400 s temperature coefficient 3.3v i out =10ma, -40 cHT71D02/ht71d04 power line data transceiver

functional description these devices provide a way to transmit and receive data on the common power lines of an interconnected array of microcontroller based subsystems. by having one of these devices inside each subsystem, the shared power and data cabling can be reduced to a simple two line type, offering major installation cost reductions. shared power line all microcontroller based subsystems are connected together via the same two line power connection. the ground line is hardwired to each subsystem while the positive power line is connected to the vin pin on each of the ht71d0x devices. an internal low dropout voltage regulator within the ht71d0x devices, converts this input power supply voltage to a fixed voltage level which is supplied to the subsystem microcontroller and other circuit components. in this way when the power line voltage is changed due to the transmission or reception of data the subsystem circuits still continue to receive a regulated power supply. HT71D02/ht71d04 power line data transceiver rev. 1.00 5 june 30, 2010 ! " # ! $ % % & $ ! ' ( # ' # & & # # ) ' * ! ' + , - ( + , - ( + , - ( ) . $ / 0 ) . $ / 0 ) . $ / 0 ' system block diagram
data transmission refer to the application circuit when reading the following description. data information can be transmitted onto the positive power line by reducing the voltage level for a short time duration. as the devices include a voltage regulator which is used as the power supply to the subsystem units, then the subsystem power supply voltage will not be affected as long as the regulator minimum dropout voltage is maintained. however a reduction in the power supply will be detected by the c1 internal comparators. the output of this comparator is connected to an open drain nmos transistor, q1, whose open drain output on pin cx can be connected to a microcontroller input for use as a data signal. data reception refer to the application circuit when reading the following description. the individual subsystems can transmit data to the master controller along the power supply line by using one of its i/o lines to reduce the positive power line supply line voltage level for a short time duration. an output line on the subsystem microcontroller should be connected to the tg pin. an internal comparator, c2, whose positive input is connected to an internal voltage reference, will detect if this pin is pulled low. the comparator output is connected to an internal open drain nmos transistor, q4, which will pull the cp/td line low. by connecting a suitable value resistor between the cp/td pin and the power supply line, the correct value of power supply voltage reduction can be implemented. protection circuits the devices include an internal voltage detector function which monitors the power supply input voltage. should the input power supply voltage fall below a safe level specified by the voltage detector level, then the voltage detector output will change state and disable the internal regulator thus removing the power supply source to the subsystem circuits. an internal nmos transistor whose drain is connected to the output power supply line, vo will also turn on keeping the vo level close to zero. this ensures that the subsystem microcontroller receives the proper power on reset conditions. when power is applied an external capacitor, connected to pin cdly, together with an internal resistor, rpu1, implement a power on delay time for the internal ldo. rev. 1.00 6 june 30, 2010 HT71D02/ht71d04 power line data transceiver " # ! ) % % & $
& 1 ! ) & # ' / * ! . $ ! ( # / % # # 2 ! ' % ) / % # # 3 ! ' % ) ! ) & ! ! ( ) & ! " * 4 ! * # / ' * ! . $ ! - # ' & ! 5 ! ' " # 6
power line data reception
application considerations it is envisaged that the devices will be used together with microcontroller based subsystems which will be required to provide two i/o pins for data transmission and reception. the mcu pin connected to the tg pin must be setup as an output while the mcu pin connected to the cx pin must be setup as an input. the power supply impedence will play an important role in applications using these devices and must be well defined for reliable data transmission and reception. the external components connected to the cp/td pin must be chosen carefully to ensure that an adequate pulse duration on pin cx is generated. the usual decoupling precautions must be taken to ensure reliable operation. application circuits the following application circuit shows the device used in conjunction with a microcontroller. HT71D02/ht71d04 power line data transceiver rev. 1.00 7 june 30, 2010 lvd 9.0v c1 vin cn cp/td cx cdly vo tg vss/ts + q1 ceb vref vcc r pu1 v dd r pu2 vcc vdd q3 q4 q2 mcu vdd vss i/o0 i/o1 104 r1 47uf 203 104 r2 r 270 +24v 0v ldo 3.3v/5.0v 104 c2 protection circuit v o r x note: r x =80k x
package information 8-pin sop (150mil) outline dimensions ms-012 symbol dimensions in inch min. nom. max. a 0.228 0.244 b 0.150 0.157 c 0.012 0.020 c 0.188 0.197 d 0.069 e 0.050 f 0.004 0.010 g 0.016 0.050 h 0.007 0.010 08 symbol dimensions in mm min. nom. max. a 5.79 6.20 b 3.81 3.99 c 0.30 0.51 c 4.78 5.00 d 1.75 e 1.27 f 0.10 0.25 g 0.41 1.27 h 0.18 0.25 08 HT71D02/ht71d04 power line data transceiver rev. 1.00 8 june 30, 2010 7 8 + 9 :
reel dimensions sop 8n symbol description dimensions in mm a reel outer diameter 330.01.0 b reel inner diameter 100.01.5 c spindle hole diameter 13.0 +0.5/-0.2 d key slit width 2.00.5 t1 space between flange 12.8 +0.3/-0.2 t2 reel thickness 18.20.2 HT71D02/ht71d04 power line data transceiver rev. 1.00 9 june 30, 2010 9 :
carrier tape dimensions sop 8n symbol description dimensions in mm w carrier tape width 12.0 +0.3/-0.1 p cavity pitch 8.00.1 e perforation position 1.750.1 f cavity to perforation (width direction) 5.50.1 d perforation diameter 1.550.1 d1 cavity hole diameter 1.50 +0.25/-0.00 p0 perforation pitch 4.00.1 p1 cavity to perforation (length direction) 2.00.1 a0 cavity length 6.40.1 b0 cavity width 5.20.1 k0 cavity depth 2.10.1 t carrier tape thickness 0.300.05 c cover tape width 9.30.1 HT71D02/ht71d04 power line data transceiver rev. 1.00 10 june 30, 2010 ; , 7 < , : , 9 , ! % = 6 1 ! % ' ! ! ' * ! 4 ! # & ! 4 & # ! & = * ! ' ! 4 ! / ! * > 5 & ! + &
HT71D02/ht71d04 power line data transceiver rev. 1.00 11 june 30, 2010 copyright 2010 by holtek semiconductor inc. the information appearing in this data sheet is believed to be accurate at the time of publication. however, holtek as - sumes no responsibility arising from the use of the specifications described. the applications mentioned herein are used solely for the purpose of illustration and holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. holtek s products are not authorized for use as critical components in life support devices or systems. holtek reserves the right to alter its products without prior notification. for the most up-to-date information, please visit our web site at http://www.holtek.com.tw. holtek semiconductor inc. (headquarters) no.3, creation rd. ii, science park, hsinchu, taiwan tel: 886-3-563-1999 fax: 886-3-563-1189 http://www.holtek.com.tw holtek semiconductor inc. (taipei sales office) 4f-2, no. 3-2, yuanqu st., nankang software park, taipei 115, taiwan tel: 886-2-2655-7070 fax: 886-2-2655-7373 fax: 886-2-2655-7383 (international sales hotline) holtek semiconductor inc. (shenzhen sales office) 5f, unit a, productivity building, no.5 gaoxin m 2nd road, nanshan district, shenzhen, china 518057 tel: 86-755-8616-9908, 86-755-8616-9308 fax: 86-755-8616-9722 holtek semiconductor (usa), inc. (north america sales office) 46729 fremont blvd., fremont, ca 94538, usa tel: 1-510-252-9880 fax: 1-510-252-9885 http://www.holtek.com

▲Up To Search▲

Price & Availability of HT71D02

	To Download HT71D02 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .